This section contains a brief description of the LEON3 SPARC V8 processor implementation developed by Gaisler Research, with an emphasis on information. LEON3 is a synthesizable VHDL model of a bit processor compliant with the SPARC V8 architecture. The processor is highly configurable, and particularly. LEON3 Processor. SPARC V8 instruction set with V8e extensions; Advanced 7- stage pipeline; Hardware multiply, divide and MAC units; High-performance, fully .

Author: Felkree Zolozilkree
Country: Great Britain
Language: English (Spanish)
Genre: Business
Published (Last): 20 February 2011
Pages: 251
PDF File Size: 5.10 Mb
ePub File Size: 2.86 Mb
ISBN: 392-2-30531-682-2
Downloads: 54396
Price: Free* [*Free Regsitration Required]
Uploader: Meztirr

You have already rated this page, you can only rate it once! The certification was completed on May 1, November Learn how and when to remove this template proceszor.

Branch prediction, 1-cycle load latency and a 32×32 multiplier results in a performance of 1. LEON3 is also available under a low-cost commercial license, allowing it to be used in any commercial application to a fraction of lfon3 cost of comparable IP cores. Aeroflex Gaisler – Device: Free and open-source software portal.

eASIC Corporation

BCC includes a small run-time with interrupt support and Pthreads library. By using this site, you agree to the Terms of Use and Privacy Policy.

The NGMP has the following on-chip functions:. Views Read Edit View history. The LEON4 processor has the following features:.


Pre-synthesized FPGA programming files are also provided. Flip-flops are protected by triple modular redundancy and all internal and external memories are protected by EDAC or parity bits.

The goals have been to detect and tolerate one error in any register without software intervention, and to suppress effects from Single Event Transient SET errors in combinational logic.

This website requires javascript to function properly. Debugging is generally done using the gdb debugger, and a graphical front-end such as DDD or Eclipse.

LEON has a dual license model: This section and the subsequent subsections focus on the LEON processors as soft IP cores and summarise the main features of each processor version and the infrastructure with prkcessor the processor is packaged, referred to as a LEON distribution. It is possible to perform source-level symbolic debugging, either on a procdssor or using real target hardware.

A single cross-compilation tool-chain is procesaor which is capable of compiling the kernel and applications for any configuration. Another objective was to be able to manufacture in a Single event upset SEU tolerant sensitive semiconductor process.

LEON3 bit processor core | Realtime Embedded

It is highly configurable, and was designed for embedded applications with the following features on-chip:. It features the following:. SnapGear Linux is a full source package, containing kernel, libraries and application code for rapid development of embedded Linux systems.


Retrieved from ” http: To maintain correct operation in the presence of SEUs, extensive error detection and error handling functions were needed. The model is highly configurable, and particularly suitable for system-on-a-chip SoC designs. The NGMP has the following on-chip functions: More information regarding these models can is available on the Aeroflex Gaisler website.

LEON – Wikipedia

While the LEON2 -FT design can be extended and re-used in other designs, its structure does not emphasise re-using parts of the design as building blocks or enable designers to easily incorporate new IP cores in the design.

This page presents the major microprocessors used or to be used in most European space applications. The model is highly configurable, and particularly suitable for system-on-a-chip SoC designs. Retrieved from ” https: For other uses, see Leon disambiguation. The LEON3 processor has the following features:. It is highly configurable, and was designed for embedded applications with the following features on-chip:

Author: admin